


NAMTSO


Namtso Technology Co., Ltd			
Project:	A10		
File:	Namtso LOGO		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Totti Liang	Sheet:	0

Mean to Interface

Mean to IC



Mean to all connect to N-LINK




Nantso Technology Co., Ltd			
Project:	A10	Rev:	V12
File:	Block	Sheet:	1
Date:	Wednesday, January 24, 2024	Rev:	V12
Design: by:	Tian Long	Sheet:	1

Power Block


DNP=Do Not Paste

Power supply priority:LINK>DC>USBC




Discrete DC-DC Power Tree

AO=Allways On




Nantso Technology Co., Ltd			
Project:	A10		
File:	PWR Block		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	2

PMIC Power Tree



Nantso Technology Co., Ltd			
Project:	A10		
File:	Power Tree		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	3

Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_OV75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_OV75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_OV85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_OV75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2A	VDD2L_OV9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD


IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27	1.8V or 3.3V	PMUIO2_1V8	VCC_1V8_S3	1.8V
	Pin P28		PMUIO2		
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7	1.8V or 3.3V	VCCIO2_1V8	VCC_1V8_S0	1.8V/3.3V
	Pin Y7		VCCIO2		
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S3	1.8V
VCCIO4	Pin H20	1.8V or 3.3V	VCCIO4_1V8	VCC_1V8_S0	1.8V
	Pin H21		VCCIO4		
VCCIO5	Pin W25	1.8V or 3.3V	VCCIO5_1V8	VCC_1V8_S0	3.3V
	Pin W26		VCCIO5		
VCCIO6	Pin AC25	1.8V or 3.3V	VCCIO6_1V8	VCC_3V3_S0	3.3V
	Pin AC26		VCCIO6		

IO Type	Operating Voltage
1.8V Only	VCCIO*_1V8=1.8V
1.8V or 3.3V	VCCIO*_1V8=1.8V VCCIO*_1V8 or 3.3V


Nantso Technology Co., Ltd			
Project:	A10		
File:	Power Sequence		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	ToLi Liang	Sheet:	4

RK3588_V(POWER)






Namtso Technology Co., Ltd			
Project:	A10		
File:	RK3588_Power		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	5


RK3588_E(OSC/PLL/PMUIO1/2)




RK3588_F(PMUIO2)



Nantso Technology Co., Ltd			
Project:	A10		
File:	RK3588_OSC/PLL/PMUIO		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	6






DDR FILTER



Namto Technology Co., Ltd			
Project:	A10		
File:	RK3588_DDR Controller		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed by:	Toll Liang	Sheet:	7

RK3588_C(EMMCIO Domain)


RK3588_D(VCCIO2 Domain)



Nantso Technology Co., Ltd			
Project:	A10		
File:	RK3588_Flash/GND		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	8

RK3588_M(TYPEC/DP)

U1M




RK3588
BGA1088_23R00X23R00X2R00

USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	TYPEC_SSTX1P/1N&TYPEC_SSRX1P/1N or TYPEC_SSTX2P/2N&TYPEC_SSRX2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

RK3588_L(USB2.0 HOST/OTG)

U1L



RK3588
BGA1088_23R00X23R00X2R00

Note:


TYPEC0_USB20_OTG:
 DP/DM: Must used for download
 ID: According to demand, if not used, Leave floating
 VBUSDET: Must provide
 REXT: 200ohm 1% resistor must be connected externally
 Power: Must supply power

TYPEC1_USB20_OTG: **USB20_HOST0/USB20_HOST1:**
 If not used: If not used:
 DP/DM: Leave floating DP/DM: Leave floating
 ID: Leave floating ID: Leave floating
 VBUSDET: Leave floating REXT: Leave floating
 REXT: Leave floating Power: Leave floating
 Power: Leave floating


Namtso Technology Co., Ltd			
Project:	A10		
File:	RK3588_USB30/USB20		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	9

RK3588_G(VCCIO1 Domain)

U1G




RK3588
BGA1088_23R00X23R00X2R00




RK3588_H(VCCIO3 Domain)

U1H




RK3588
BGA1088_23R00X23R00X2R00



RK3588_U(SARADC/OTP)

U1U



RK3588
BGA1088_23R00X23R00X2R00

BOOT MODE CONFIG

TABLE 1

Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI_M2-FSPI_M1-FSPI_M0 -EMMC-SD Card-USB

BOARD ID CONFIG

TABLE 2

Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	V1.0
LEVEL2	100K	20K	682	0.3V	V1.1
LEVEL3	100K	51K	1365	0.6V	V1.2
LEVEL4	100K	100K	2047	0.9V	V4.0
LEVEL5	100K	200K	2730	1.2V	V5.0
LEVEL6	100K	499K	3412	1.5V	V6.0
LEVEL7	100K	DNP	4095	1.8V	V7.0

Namtso Technology Co., Ltd			
Project:	A10		
File:	RK3588_SARADC/1V8 GPIO		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	10

U1Q

MIPI D/C-PHY DSI_TX Port0

D-PHY:V2.0 4.5Gbps/Lane
C-PHY:V1.1 5.7Gbps/Trio


MIPI_DPHY0_TX_CLKP/MIPI_CPHY0_TX_TRIO1_C
MIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B

MIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B
MIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A

MIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A
MIPI_DPHY0_TX_D1N/MIPI_CPHY0_TX_TRIO0_C

MIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B
MIPI_DPHY0_TX_D2N/MIPI_CPHY0_TX_TRIO2_A

MIPI_DPHY0_TX_D3P/NO_USE_AN28
MIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C



MIPI D/C-PHY CSI_RX Port0

D-PHY:V1.2 2.5Gbps/Lane
C-PHY:V1.1 5.7Gbps/Trio


MIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C
MIPI_DPHY0_RX_CLKN/MIPI_CPHY0_RX_TRIO1_B

MIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B
MIPI_DPHY0_RX_D0N/MIPI_CPHY0_RX_TRIO0_A

MIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A
MIPI_DPHY0_RX_D1N/MIPI_CPHY0_RX_TRIO0_C

MIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO2_B
MIPI_DPHY0_RX_D2N/MIPI_CPHY0_RX_TRIO2_A

MIPI_DPHY0_RX_D3P/NO_USE_AN34
MIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C




MIPI D/C-PHY POWER

MIPI_D/C_PHY0_VREG

MIPI_D/C_PHY0_VDD

MIPI_D/C_PHY0_VDD_1V2

MIPI_D/C_PHY0_VDD_1V8



RK3588
BGA1088_23R00X23R00X2R00

U1R

MIPI D/C-PHY DSI_TX Port1

D-PHY:V2.0 4.5Gbps/Lane
C-PHY:V1.1 5.7Gbps/Trio


MIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C
MIPI_DPHY1_TX_CLKN/MIPI_CPHY1_TX_TRIO1_B

MIPI_DPHY1_TX_D0P/MIPI_CPHY1_TX_TRIO0_B
MIPI_DPHY1_TX_D0N/MIPI_CPHY1_TX_TRIO0_A

MIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A
MIPI_DPHY1_TX_D1N/MIPI_CPHY1_TX_TRIO0_C

MIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B
MIPI_DPHY1_TX_D2N/MIPI_CPHY1_TX_TRIO2_A

MIPI_DPHY1_TX_D3P/NO_USE_AN22
MIPI_DPHY1_TX_D3N/MIPI_CPHY1_TX_TRIO2_C



MIPI D/C-PHY CSI_RX Port1

D-PHY:V1.2 2.5Gbps/Lane
C-PHY:V1.1 5.7Gbps/Trio


MIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C
MIPI_DPHY1_RX_CLKN/MIPI_CPHY1_RX_TRIO1_B

MIPI_DPHY1_RX_D0P/MIPI_CPHY1_RX_TRIO0_B
MIPI_DPHY1_RX_D0N/MIPI_CPHY1_RX_TRIO0_A

MIPI_DPHY1_RX_D1P/MIPI_CPHY1_RX_TRIO1_A
MIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIO0_C

MIPI_DPHY1_RX_D2P/MIPI_CPHY1_RX_TRIO2_B
MIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A

MIPI_DPHY1_RX_D3P/NO_USE_AK22
MIPI_DPHY1_RX_D3N/MIPI_CPHY1_RX_TRIO2_C




MIPI D/C-PHY POWER

MIPI_D/C_PHY1_VREG

MIPI_D/C_PHY1_VDD

MIPI_D/C_PHY1_VDD_1V2

MIPI_D/C_PHY1_VDD_1V8



RK3588
BGA1088_23R00X23R00X2R00

U1P

MIPI DPHY CSI_RX Port0

MIPI V1.2/2.5Gbps

MIPI_CSI0_CLKOP

MIPI_CSI0_CLKON

MIPI_CSI0_D0P

MIPI_CSI0_D0N

MIPI_CSI0_D1P

MIPI_CSI0_D1N

MIPI_CSI0_CLK1P

MIPI_CSI0_CLK1N

MIPI_CSI0_D2P

MIPI_CSI0_D2N

MIPI_CSI0_D3P

MIPI_CSI0_D3N

MIPI_CSI0_AVCC0V75

MIPI_CSI0_AVCC1V8

MIPI DPHY CSI_RX Port1

MIPI V1.2/2.5Gbps

MIPI_CSI1_CLKOP

MIPI_CSI1_CLKON

MIPI_CSI1_D0P

MIPI_CSI1_D0N

MIPI_CSI1_D1P

MIPI_CSI1_D1N

MIPI_CSI1_CLK1P

MIPI_CSI1_CLK1N

MIPI_CSI1_D2P


MIPI_CSI1_D2N

MIPI_CSI1_D3P

MIPI_CSI1_D3N

MIPI_CSI1_AVCC0V75

MIPI_CSI1_AVCC1V8



RK3588
BGA1088_23R00X23R00X2R00

MIPI_CSI_RX Configuration

Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1


Namtso Technology Co., Ltd			
Project:	A10		
File:	RK3588_MIPI Interface		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toli Liang	Sheet:	11

RK3588_S(HDMI2.1 TX)

U1S


HDMI TX/eDP MUX Port0

HDMI: V2.1 12Gbps
eDP: V1.3 5.4Gbps



HDMI TX/eDP MUX Port1

HDMI: V2.1 12Gbps
eDP: V1.3 5.4Gbps




RK3588
BGA1088_23R00X23R00X2R00

RK3588_T(HDMI20 RX)

U1T

HDMI RX

HDMI: V2.0




RK3588
BGA1088_23R00X23R00X2R00

Namtso Technology Co., Ltd			
Project:	A10		
File:	RK3588_HDMI/EDP Interface		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	12


RK3588_N(PCIE20)

U1N


PCIE20/SATA30 Mux0



PCIE20/SATA30 Mux1



PCIE20/SATA30/USB30 HOST Mux2




RK3588
BGA1088_23R00X23R00X2R00

RK3588_O(PCIE30)

U10

PCIE30x4



RK3588
BGA1088_23R00X23R00X2R00


Namtso Technology Co., Ltd			
Project:	A10		
File:	RK3588_PCIE30/20		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	13

RK3588_J(VCCIO5 Domain)


U11

VCCIO5 Domain
Operating Voltage=1.8V/3.3V

PWM10_M0	/ SPI4_MISO_M1	/	/ I2C6_SDA_M4	/ FSP1_D0_M2	/ I2S3_MCLK	/ SDIO_D0_M1	/ GMAC1_TXD2	/ GPIO3_A0_u
AUDDSM_LN	/ SPI4_MOSI_M1	/ PWM11_IR_M0	/ I2C6_SCL_M4	/ FSP1_D1_M2	/ I2S3_SCLK	/ SDIO_D1_M1	/ GMAC1_TXD3	/ GPIO3_A1_u
AUDDSM_LP	/ SPI4_CLK_M1	/ UART8_TX_M1	/	/ FSP1_D2_M2	/ I2S3_LRCK	/ SDIO_D2_M1	/ GMAC1_RXD2	/ GPIO3_A2_u
AUDDSM_RN	/ SPI4_CS0_M1	/ UART8_RX_M1	/	/ FSP1_D3_M2	/ I2S3_SDO	/ SDIO_D3_M1	/ GMAC1_RXD3	/ GPIO3_A3_u
AUDDSM_RP	/ SPI4_CS1_M1	/ UART8_RTSN_M1	/	/	/ I2S3_SDI	/ SDIO_CMD_M1	/ GMAC1_TXCLK	/ GPIO3_A4_d
	/ MIPI_CAMERA0_CLK_M1	/ UART8_CTSN_M1	/ I2C4_SDA_M0	/ FSP1_CLK_M2	/	/ SDIO_CLK_M1	/ GMAC1_RXCLK	/ GPIO3_A5_d
	/ MIPI_CAMERA1_CLK_M1	/	/ I2C4_SCL_M0	/	/	/ ETH1_REFCLK0_25M	/ GPIO3_A6_d	
PWM5_M0	/ MIPI_CAMERA2_CLK_M1	/	/	/	/	/ GMAC1_RXD0	/ GPIO3_A7_u	
PWM5_M0	/ MIPI_CAMERA3_CLK_M1	/	/	/	/	/ GMAC1_RXD1	/ GPIO3_B0_u	
PWM2_M1	/ MIPI_CAMERA4_CLK_M1	/ UART2_TX_M2	/	/	/	/ GMAC1_RXDV_CRS	/ GPIO3_B1_d	
PWM3_IR_M1	/	/ UART2_RX_M2	/	/	/ I2S2_SDI_M1	/	/ GMAC1_TXER	/ GPIO3_B2_d
	/	/ UART2_RTSN	/	/	/ I2S2_SDO_M1	/	/ GMAC1_TXD0	/ GPIO3_B3_u
	/	/ UART2_CTSN	/	/	/ I2S2_MCLK_M1	/	/ GMAC1_TXD1	/ GPIO3_B4_u
PWM12_M0	/ CAN1_RX_M0	/ UART3_TX_M1	/	/	/ I2S2_SCLK_M1	/	/ GMAC1_TXEN	/ GPIO3_B5_u
PWM13_M0	/ CAN1_TX_M0	/ UART3_RX_M1	/	/	/ I2S2_LRCK_M1	/	/ GMAC1_MCLKINOUT	/ GPIO3_B6_d
	/	/	/ I2C3_SCL_M1	/ SPI1_MOSI_M1	/ HDMI_TX1_HPD_M1	/	/ GMAC1_PTP_REF_CLK	/ GPIO3_B7_d
	/	/ UART7_TX_M1	/ I2C3_SDA_M1	/ SPI1_MISO_M1	/	/	/ GMAC1_PPSTRIG	/ GPIO3_C0_d
	/ PCIE30X2_BUTTON_RSTN	/ UART7_RX_M1	/	/ SPI1_CLK_M1	/	/	/ GMAC1_PPSCLK	/ GPIO3_C1_d
PWM14_M0	/	/ UART7_RTSN_M1	/ I2C8_SCL_M4	/ SPI1_CS0_M1	/	/ MIPI_T0	/ GMAC1_MDC	/ GPIO3_C2_d
PWM15_IR_M0	/	/ UART7_CTSN_M1	/ I2C8_SDA_M4	/ SPI1_CS1_M1	/	/ MIPI_T0	/ GMAC1_MDIO	/ GPIO3_C3_d
CAN2_RX_M0	/ PCIE30X4_CLKREQN_M2	/ UART5_TX_M1	/ FSP1_CSON_M2	/ SPI3_CS0_M3	/ HDMI_TX1_CEC_M2	/	/ CIF_D8	/ GPIO3_C4_u
CAN2_TX_M0	/ PCIE30X4_WAKEN_M2	/ UART5_RX_M1	/ FSP1_CS1N_M2	/ SPI3_CS1_M3	/ HDMI_TX1_SDA_M1	/	/ CIF_D9	/ GPIO3_C5_u
	/ PCIE30X4_PERSTN_M2	/	/	/ SPI3_MISO_M3	/ HDMI_TX1_SCL_M1	/	/ CIF_D10	/ GPIO3_C6_u
	/ PCIE20X1_2_CLKREQN_M0	/	/ I2C5_SCL_M0	/ SPI3_MOSI_M3	/ HDMI_TX0_SCL_M2	/	/ CIF_D11	/ GPIO3_C7_u
PWM6_M2	/ PCIE20X1_2_WAKEN_M0	/ UART4_RX_M1	/ I2C5_SDA_M0	/ SPI3_CLK_M3	/ HDMI_TX0_SDA_M2	/	/ CIF_D12	/ GPIO3_D0_u
PWM9_M2	/ PCIE20X1_2_PERSTN_M0	/ UART4_TX_M1	/	/ SPI0_MISO_M3	/ HDMI_RX_CEC_M1	/	/ CIF_D13	/ GPIO3_D1_d
	/ PCIE30X2_CLKREQN_M2	/ UART9_RTSN_M2	/ I2C7_SCL_M2	/ SPI0_MOSI_M3	/ HDMI_RX_SCL_M1	/	/ CIF_D14	/ GPIO3_D2_d
PWM10_M2	/ PCIE30X2_WAKEN_M2	/ UART9_CTSN_M2	/ I2C7_SDA_M2	/ SPI0_CLK_M3	/ HDMI_RX_SDA_M1	/	/ CIF_D15	/ GPIO3_D3_d
	/ PCIE30X2_PERSTN_M2	/ UART9_RX_M2	/	/ SPI0_CS0_M3	/ HDMI_RX_HPDOUT_M1	/ HDMI_TX0_HPD_M1	/ MCU_JTAG_TCK_M1	/ GPIO3_D4_d
PWM11_IR_M3	/ PCIE30X4_BUTTON_RSTN	/ UART9_TX_M2	/	/ SPI0_CS1_M3	/ DP1_HPDIN_M0	/	/ MCU_JTAG_TMS_M1	/ GPIO3_D5_d



RK3588
BGA1088_23R00X23R00X2R00



Nantso Technology Co., Ltd			
Project:	A10		
File:	RK3588_GMAC IO		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	14

RK3588_I(VCCIO4 Domain)

U11

VCCIO4 Domain
Operating Voltage=1.8V/3.3V

SATA1_ACT_LED_M1	/	/	/SPI4_MISO_M2	/PCIE30X1_1_CLKREQN_M2	/DP0_HPDIN_M2	/I2C2_SDA_M4	/UART6_RX_M1	/GPIO1_A0_d	A24	>>I2C2_SDA_M4
	/	/	/SPI4_MOSI_M2	/PCIE30X1_1_WAKEN_M2	/DPI_HPDIN_M2	/I2C2_SCL_M4	/UART6_TX_M1	/GPIO1_A1_d	A25	>>I2C2_SCL_M4
	/	/PWM0_M2	/SPI4_CLK_M2	/	/VOP_POST_EMPTY	/I2C4_SDA_M3	/UART6_RTSN_M1	/GPIO1_A2_d	A26	>>I2C4_SDA_M3
	/	/PWM1_M2	/SPI4_CS0_M2	/	/HDMI_TX1_SDA_M2	/I2C4_SCL_M3	/UART6_CTSN_M1	/GPIO1_A3_d	A27	>>I2C4_SCL_M3
	/	/	/SPI2_MISO_M0	/	/HDMI_TX1_SCL_M2	/	/	/GPIO1_A4_d	B25	>>CAM2_PDN
	/	/	/SPI2_MOSI_M0	/	/HDMI_TX0_HPD_M0	/	/	/GPIO1_A5_d	B26	<<HDMITX0_HPDIN_M0
	/	/	/SPI2_CLK_M0	/	/HDMI_TX1_HPD_M0	/	/	/GPIO1_A6_d	C24	<<HDMITX0_HPDIN_M0
	/	/PWM3_IR_M3	/SPI2_CS0_M0	/PCIE30X1_1_PERSTN_M2	/	/PDM1_SDI0_M1	/	/GPIO1_A7_u	C25	>>CAM2_RST
	/	/	/SPI2_CS1_M0	/PCIE30X4_CLKREQN_M3	/	/PDM1_SDI1_M1	/	/GPIO1_B0_u	C27	>>CAM1_RST
	/	/	/SPI0_MISO_M2	/PCIE30X4_WAKEN_M3	/	/PDM1_SDI2_M1	/	/GPIO1_B1_d	D25	>>CAM1_PDN
	/	/	/SPI0_MOSI_M2	/PCIE30X4_PERSTN_M3	/	/PDM1_SDI3_M1	/UART4_RX_M2	/GPIO1_B2_d	D26	>>CAM3_PDN
SATA0_ACT_LED_M1	/	/	/SPI0_CLK_M2	/PCIE30X1_0_WAKEN_M2	/	/PDM1_CLK1_M1	/UART4_TX_M2	/GPIO1_B3_d	D27	GPIO1_B3_d
	/	/	/SPI0_CS0_M2	/PCIE30X1_0_PERSTN_M2	/	/PDM1_CLK0_M1	/UART7_RX_M2	/GPIO1_B4_u	E24	>>PCIE30X1_0_PERSTN_M2
	/	/	/SPI0_CS1_M2	/PCIE30X1_0_CLKREQN_M2	/	/UART7_TX_M2	/GPIO1_B5_u	E25	GPIO1_B5_u	
	/	/	HDMI_RX_HPDOUT_M2	/SPDIF0_TX_M0	/PCIE30X2_WAKEN_M3	/MIPI_CAMERA1_CLK_M0	/I2C5_SCL_M3	/UART1_TX_M1	E26	MIPI_CAMERA1_CLK R57 0R R0402 >>CAM1_MCLK
SATA2_ACT_LED_M1	/	/HDMI_RX_CEC_M2	/PWM13_M2	/SPDIF1_TX_M0	/PCIE30X2_PERSTN_M3	/MIPI_CAMERA2_CLK_M0	/I2C5_SDA_M3	/UART1_RX_M1	E27	MIPI_CAMERA2_CLK R58 0R R0402 >>CAM2_MCLK
	/	/	/HDMI_RX_SCL_M2	/PWM14_M2	/	/MIPI_CAMERA3_CLK_M0	/I2C8_SCL_M2	/UART1_RTSN_M1	F24	MIPI_CAMERA3_CLK R59 0R R0402 >>CAM3_MCLK
	/	/	HDMI_RX_SDA_M2	/PWM15_IR_M3	/	/PCIE30X2_CLKREQN_M3	/MIPI_CAMERA4_CLK_M0	/I2C8_SDA_M2	F25	MIPI_CAMERA4_CLK R60 0R R0402 >>CAM4_MCLK

VCCIO4_1V8

VCCIO4

RK3588
BGA1088_23R00X23R00X2R00

RK3588_K(VCCIO6 Domain)

U1K


VCCIO6 Domain
Operating Voltage=1.8V/3.3V

SATA1_ACT_LED_M1	/	/	/SPI0_MISO_M1	/UART9_RTSN_M1	/	/I2S1_MCLK_M0	/PCIE30X1_1_CLKREQN_M1	/BT1120_D0	/CIF_D0	/GPIO4_A0_d	AK30	>>IO-Board_PWREN
	/	/	/SPI0_MOSI_M1	/UART9_CTSN_M1	/	/I2S1_SCLK_M0	/PCIE30X1_1_WAKEN_M1	/BT1120_D1	/CIF_D1	/GPIO4_A1_d	AL30	>>TO_MCU_RST_H
	/	/	/SPI0_CLK_M1	/	/I2S1_LRCK_M0	/PCIE30X1_1_PERSTN_M1	/BT1120_D2	/CIF_D2	/	/GPIO4_A2_d	AM29	>>TYPECO_SBU1_DC
	/	/	/UART0_TX_M2	/	/	/PCIE30X1_0_CLKREQN_M1	/BT1120_D3	/CIF_D3	/	/GPIO4_A3_d	AL29	>>TYPECO_SBU2_DC
	/	/	/SPI2_MISO_M1	/UART0_RX_M2	/I2C3_SCL_M2	/	/PCIE30X1_0_WAKEN_M1	/BT1120_D4	/CIF_D4	/GPIO4_A4_d	AL28	>>RST_HOLD
	/	/	/SPI2_MOSI_M1	/UART3_TX_M2	/I2C3_SDA_M2	/I2S1_SDI0_M0	/PCIE30X1_0_PERSTN_M1	/BT1120_D5	/CIF_D5	/GPIO4_A5_d	AK27	>>HDMI/EDP_SW
	/	/	/SPI2_CLK_M1	/UART3_RX_M2	/I2C5_SCL_M2	/I2S1_SDI1_M0	/PCIE30X2_CLKREQN_M1	/BT1120_D6	/CIF_D6	/GPIO4_A6_d	AL27	>>VCC_5V0_EN
	/	/	/SPI2_CS0_M1	/	/I2C5_SDA_M2	/I2S1_SDI2_M0	/PCIE30X2_WAKEN_M1	/BT1120_D7	/CIF_D7	/GPIO4_A7_d	AM27	>>CPU_SPVBT_SW
	/	/	/SPI2_CS1_M1	/UART8_TX_M0	/I2C6_SDA_M3	/I2S1_SDI3_M0	/PCIE30X2_PERSTN_M1	/BT1120_CLKOUT	/CIF_CLKIN	/GPIO4_B0_d	AK26	>>TO_MCU_BOOT_H
SATA2_ACT_LED_M0	/SPDIF1_TX_M1	/SPI0_CS1_M1	/UART8_RX_M0	/I2C6_SCL_M3	/I2S1_SDO0_M0	/PCIE30X1_0_BUTTON_RSTN	/	/MIPI_CAMERA0_CLK_M0	/	/GPIO4_B1_u	AL24	>>HDMI1_TX_ON_H
CAN1_RX_M1	/PWM14_M1	/SPI0_CS0_M1	/UART8_RTSN_M0	/I2C7_SCL_M3	/I2S1_SDO1_M0	/PCIE30X1_1_BUTTON_RSTN	/BT1120_D8	/CIF_HREF	/	/GPIO4_B2_u	AK25	<<CAN1_RX_M1
CAN1_TX_M1	/PWM15_IR_M1	/	/UART8_CTSN_M0	/I2C7_SDA_M3	/I2S1_SDO2_M0	/PCIE20X1_2_BUTTON_RSTN	/BT1120_D9	/CIF_VSYNC	/	/GPIO4_B3_u	AM25	>>CAN1_TX_M1
SPDIF0_TX_M1	/PWM11_IR_M1	/DP0_HPDIN_M0	/UART9_TX_M1	/	/I2S1_SDO3_M0	/PCIE30X4_CLKREQN_M1	/BT1120_D10	/CIF_CLKOUT	/	/GPIO4_B4_u	AL26	<<PCIE30X4_CLKREQn_M1_L
SATA1_ACT_LED_M0	/PWM12_M1	/SPI3_MISO_M1	/UART9_RX_M1	/	/	/PCIE30X4_WAKEN_M1	/BT1120_D11	/	/	/GPIO4_B5_d	AJ26	>>PCIE30X4_WAKEN_M1_L
SATA0_ACT_LED_M0	/PWM13_M1	/SPI3_MOSI_M1	/	/I2C5_SCL_M1	/HDMI_RX_HPDOUT_M0	/PCIE30X4_PERSTN_M1	/BT1120_D12	/	/	/GPIO4_B6_d	AJ27	>>PCIE30X4_PERSTN_M1_L
	/	/SPI3_CLK_M1	/	/I2C5_SDA_M1	/HDMI_TX0_SCL_M0	/PCIE20X1_2_CLKREQN_M1	/BT1120_D13	/	/	/GPIO4_B7_u	AJ28	>>HDMITX0_SCL_M0
	/	/SPI3_CS0_M1	/	/I2C8_SCL_M3	/HDMI_TX0_SDA_M0	/PCIE20X1_2_WAKEN_M1	/BT1120_D14	/	/	/GPIO4_C0_u	AJ25	>>HDMITX0_SDA_M0
SPDIF1_TX_M2	/PWM6_M1	/SPI3_CS1_M1	/	/I2C8_SDA_M3	/HDMI_TX0_CEC_M0	/PCIE20X1_2_PERSTN_M1	/BT1120_D15	/	/	/GPIO4_C1_d	AK24	>>HDMITX0_CEC_M0






VCCIO6_1V8

VCCIO6


RK3588
BGA1088_23R00X23R00X2R00



Nantso Technology Co., Ltd			
Project:	A10		
File:	RK3588_1V8/3V3 GPIO		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	15




Nams Technology Co., Ltd			
Project:	A10		
File:	LPDDR4X_CH0		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toi Liang	Sheet:	16




Namtso Technology Co., Ltd			
Project:	A10		
File:	LPDDR4X_CH1		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	17


EMMC




SPI FLASH



TF CARD




TST Ctrl




M-BOOT_CTRL	SPI-BOOT_CTRL	BOOT Priority
L	H	EMMC>USB
H	X	SD>USB
L	L	SPI>EMMC>USB default

Namts Technology Co., Ltd			
Project:	A10		
File:	EMMC/SPI-FLASH/TF		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	18


PMIC RK806-1 BUCK



PMIC RK806-1 Management




PMIC RK806-1 LDO




Nantso Technology Co., Ltd			
Project:	A10		
File:	Power_PMIC		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	19


VDD_CPU_BIG0




VDD_CPU_BIG1




VDD_NPU



VCC_1V1_NLDO_S3




VCC_3V3_S0



Namtso Technology Co., Ltd			
Project:	A10		
File:	Power_Ext_Discrete		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	20


LINK PWR_DET




PWR Priority




LINK POWER IN




DC PWR_DET




PWR Priority




DC POWER IN




USBC PWR_DET



PWR Priority




USBC POWER IN




Namtso Technology Co., Ltd			
Project:	A10		
File:	Power_Path		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	21


VCC_MCU




LINK_5V_OUT




VCC4V0_SYS



VCC_5V0




EXT_3V3_S0




Namsio Technology Co., Ltd			
Project:	A10		
File:	Power_5V/4V/3V3		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	22


RST_KEY




PWR_KEY



FUNCTION_KEY




CPU_RST CTRL




A	B	Y	RST KEYIN
H	L	H	H (default)
X	H	H	H (MCU Update)
L	L	L	L (CPU RST)


POWER OFF DET




MCU




MCU BOOT CTRL



WATCH DOG



EXT_LED





Nantso Technology Co., Ltd			
Project:	A10		
File:	MCU/RTCKEY		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	23


Type-C PORT




USBC PD




USBC POWER



DC IN




FAN




Namtso Technology Co., Ltd			
Project:	A10		
File:	Type-C/DC/FAN		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	26


HDMI TX DDC




HDMI Jack




HDMI TX CEC




HDMI 2.0/2.1 Switch




HDMI TX ARC



HDMI Power




HDMI HPD



Namtso Technology Co., Ltd			
Project:	A10		
File:	HDMI0 TX		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	27


WOL Power




	CPU I/O	MCU I/O	EVCC3V3
WOL Disable	PHY_PRRN	WOL_EN	3.3V
PWR ON	H	L	0V
PWR OFF	L	L	0V
SLEEP	L	L	0V

	WOL Enable	PHY_PRRN	WOL_EN	EVCC3V3
PWR ON	H	H	H	3.3V
PWR OFF	L	H	H	3.3V
SLEEP	H	X	X	3.3V


PHY INT




Filter





PHY



PHY Config




LAN & RJ45




Namtso Technology Co., Ltd			
Project:	A10		
File:	PHT_RGMII		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	28


Camera1




Camera2




DSI 1




DSI2




TP




TP I2C




DSI 3V3 PWR




Camera3




Camera4



FPC COM PWR




CAM PWR




Namtso Technology Co., Ltd			
Project:	A10		
File:	FPC CON_CAMLCD		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	29


Codec Power




Codec




AMIC




Headphone



Gyroscope+G-sensor




Headphone Detect




Namtso Technology Co., Ltd			
Project:	A10		
File:	Audio Codec/Gsensor		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	30

CPU Screw Hole




Board Screw Hole




NLink Screw Hole




Shield clamp




UART




CAN



UART HUB




EXT UART CON




Namtso Technology Co., Ltd			
Project:	A10		
File:	UART/CAN/MISC		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	31


PCIe CLK OUT




PCIEX1_0 Switch




PCIe CLK Power



M.2 Socket Power



M.2 E-key



Namtso Technology Co., Ltd			
Project:	A10		
File:	PCIe CLK/M2 Socket		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	ToLi Liang	Sheet:	32

I2C MAP

I2C0:
 1.8V_S3:RK860-2=CPU_BIG0
 1.8V_S3:RK860-3=CPU_BIG1/TP1

I2C1:
 1.8V_S3:RK860-2=CPU_NPU
 3.3V_S3:MCU/RTC/PD IC

I2C2:
 1.8V_S0:CAM1
 3.3V_S0:EXTI2/S152143

I2C3:
 1.8V_S0:CAM2/Sensor/Codec

I2C4:
 1.8V_S0:CAM3
 3.3V_S0:LINK_PCIE/EXT1

I2C5:
 1.8V_S3:TP2
 1.8V_S0:CAM4





I2C5/I2C7/I2C8=NO USE

I2C2_SCL_M4 <- R507 0R R0402 >> CAM1_SCL
 I2C2_SDA_M4 <- R508 0R R0402 >> CAM1_SDA





I2C3_SCL_M0 <- R509 0R R0402 >> CAM2_SCL
 I2C3_SDA_M0 <- R510 0R R0402 >> CAM2_SDA

I2C4_SCL_M3 <- R511 0R R0402 >> CAM3_SCL
 I2C4_SDA_M3 <- R512 0R R0402 >> CAM3_SDA


I2C Level-translation




SPI Level-translation




Level-translation




LINK HDMI/EDP SW




EXT_SPI




EXT_I2C1




EXT_PWM/ADC



EXT_Buttons



EXT_I2C2



Namtsu Technology Co., Ltd			
Project:	A10		
File:	I2C MAP/V1/EXT CON		
Date:	Wednesday, January 24, 2024	Rev:	V12
Designed_by:	Toll Liang	Sheet:	33

